

Single-chip built-in FET type Switching Regulator Series

High Efficiency **Step-down Switching Regulator BD9134MUV**

Description

ROHM's high efficiency step-down switching regulator BD9134MUV is a power supply designed to produce 3.3volts from 5volts power supply line. Offers high efficiency with our original pulse skip control technology and synchronous rectifier. Employs a current mode control system to provide faster transient response to sudden change in load.

Features

- 1) Offers fast transient response with current mode PWM control system.
- 2) Offers highly efficiency for all load range with synchronous rectifier (Nch/Nch FET) and SLLM (Simple Light Load
- 3) Incorporates soft-start function.
- 4) Incorporates thermal protection and UVLO functions.
- 5) Incorporates short-current protection circuit with time delay function.
- 6) Incorporates shutdown function Icc=0 μ A(Typ.)
- 7) Employs small surface mount package: VQFN020V4040

●Use

Power supply for LSI including DSP, Micro computer and ASIC

Absolute Maximum Rating (Ta=25°C)

Deremeter	Symbol	Limits	Unit
Parameter		BD9134MUV	
Vcc Voltage	Vcc	-0.3~+7 * ¹	V
PVcc Voltage	PVcc	-0.3~+7 * ¹	V
BST Voltage	VBST	-0.3~+13	V
BST_SW Voltage	VBST-SW	-0.3~+7	V
EN Voltage	VEN	-0.3~+7	V
SW,ITH Voltage	Vsw, Vith	-0.3~+7	V
Power Dissipation 1	Pd1	0.34 *2	W
Power Dissipation 2	Pd2	0.70 * ³	W
Power Dissipation 3	Pd3	1.21 * ⁴	W
Power Dissipation 4	Pd4	3.56 * ⁵	W
Operating temperature range	Topr	-40~+105	°C
Storage temperature range	Tstg	-55~+150	°C
Maximum junction temperature	Tj	+150	°C

Pd should not be exceeded.

Operating Conditions (Ta=-40~+105°C)

Sperating containents (14 16 11	1	BD9134MUV			
Parameter	Symbol		Unit		
	- ,	Min.	Typ.	Max.	
Power Supply Voltage	Vcc	4.5	5	5.5	V
	PVcc	4.5	5	5.5	V
EN Voltage	VEN	0	-	5.5	V
Output Current	Isw	-	-	3.0* ⁶	Α

^{*6} Pd should not be exceeded

¹⁻layer. mounted on a 74.2mm × 74.2mm × 1.6mm glass-epoxy board, occupied area by copper foil: 10.29mm²

⁴⁻layer. mounted on a 74.2mm × 74.2mm × 1.6mm glass-epoxy board, occupied area by copper foil: 10.29mm², in each layers

⁴⁻layer. mounted on a 74.2mm × 74.2mm × 1.6mm glass-epoxy board, occupied area by copper foil: 5505mm², in each layers

Electrical Characteristics

©BD9134MUV (Ta=25°C Vcc=PVcc=5V, EN=Vcc, unless otherwise specified.)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Standby current	ISTB	-	0	10	μΑ	EN=GND
Active current	Icc	-	250	500	μΑ	
EN Low voltage	VENL	_	GND	8.0	V	Standby mode
EN High voltage	VENH	2.0	Vcc	-	V	Active mode
EN input current	IEN	-	1	10	μΑ	VEN=5V
Oscillation frequency	Fosc	0.8	1	1.2	MHz	
High side FET ON resistance	Ronh	-	82	115	mΩ	PVcc=5V
Low side FET ON resistance	Ronl	-	70	98	mΩ	PVcc=5V
OUTPUT Voltage	Vout	3.25	3.3	3.35	V	
ITH sink current	ITHSI	10	18	-	μΑ	Vout=4.1V
ITH source current	ITHSO	10	18	-	μΑ	Vout=2.5V
UVLO threshold voltage	Vuvlo1	3.6	3.8	4.0	V	Vcc=5V→0V
UVLO release voltage	VUVLO2	3.65	3.9	4.2	V	Vcc=0V→5V
Soft start time	Tss	2.5	5	10	ms	
Timer latch time	TLATCH	0.5	1	2	ms	
Output Short circuit Threshold Voltage	Vscp	-	1.65	2.4	V	VOUT =3.3V→0V

Block Diagram, Application Circuit

[BD9134MUV]




Fig.1 BD9134MUV TOP View





Fig.2 BD9134MUV Block Diagram

●Pin No. & function table

Pin	Pin	Function	Pin	Pin	Function	
No.	name	Function		name	Function	
1	SW	SW pin	11	GND	Ground	
2	SW	SW pin	12	VOUT	Output voltage detect pin	
2	3 SW	SW pin	13	ΗТІ	GmAmp output pin/Connected phase	
3					compensation capacitor	
4	SW	SW pin	14	N.C.	Non Connection	
5	SW	SW pin	15	N.C.	Non Connection	
6	PVCC	Highside FET source pin	16	N.C.	Non Connection	
7	PVCC	Highside FET source pin	17	EN	Enable pin(High Active)	
8	PVCC	Highside FET source pin	18	PGND	Lowside FET source pin	
9	BST	Bootstrapped voltage input pin	19	PGND	Lowside FET source pin	
10	VCC	VCC power supply input pin	20	PGND	Lowside FET source pin	



Information on advantages

Advantage 1: Offers fast transient response with current mode control system.




Fig.18 Comparison of transient response

Advantage 2: Offers high efficiency for all load range.

· For lighter load:

Utilizes the current mode control mode called SLLM for lighter load, which reduces various dissipation such as switching dissipation (P_{SW}), gate charge/discharge dissipation, ESR dissipation of output capacitor (P_{ESR}) and on-resistance dissipation (P_{RON}) that may otherwise cause degradation in efficiency for lighter load.



Achieves efficiency improvement for lighter load.

· For heavier load:

Utilizes the synchronous rectifying mode and the low on-resistance MOS FETs incorporated as power transistor.

ON resistance of Highside MOS FET : $82m\Omega$ (Typ.) ON resistance of Lowside MOS FET : $70m\Omega$ (Typ.)

Achieves efficiency improvement for heavier load.

SLLM

PWM

Dipprovement by SLLM system

Dimprovement by synchronous rectifier

Output current lo[A]

Offers high efficiency for all load range with the improvements mentioned above.


Fig.19 Efficiency

Advantage 3 : • Supplied in smaller package due to small-sized power MOS FET incorporated.



- Output capacitor Co required for current mode control: 22 μ F ceramic capacitor
- Inductance L required for the operating frequency of 1 MHz: $2.2\,\mu$ H inductor
- · Incorporates FET + Boot strap diode

Reduces a mounting area required.



Operation

BD9134MUV is a synchronous rectifying step-down switching regulator that achieves faster transient response by employing current mode PWM control system. It utilizes switching operation in PWM (Pulse Width Modulation) mode for heavier load, while it utilizes SLLM (Simple Light Load Mode) operation for lighter load to improve efficiency.

OSynchronous rectifier

It does not require the power to be dissipated by a rectifier externally connected to a conventional DC/DC converter IC, and its P.N junction shoot-through protection circuit limits the shoot-through current during operation, by which the power dissipation of the set is reduced.

OCurrent mode PWM control

Synthesizes a PWM control signal with a inductor current feedback loop added to the voltage feedback.

PWM (Pulse Width Modulation) control

The oscillation frequency for PWM is 1 MHz. SET signal form OSC turns ON a highside MOS FET (while a lowside MOS FET is turned OFF), and an inductor current I_L increases. The current comparator (Current Comp) receives two signals, a current feedback control signal (SENSE: Voltage converted from I_L) and a voltage feedback control signal (FB), and issues a RESET signal if both input signals are identical to each other, and turns OFF the highside MOS FET (while a lowside MOS FET is turned ON) for the rest of the fixed period. The PWM control repeat this operation.

SLLM (Simple Light Load Mode) control

When the control mode is shifted from PWM for heavier load to the one for lighter load or vise versa, the switching pulse is designed to turn OFF with the device held operated in normal PWM control loop, which allows linear operation without voltage drop or deterioration in transient response during the mode switching from light load to heavy load or vise versa. Although the PWM control loop continues to operate with a SET signal from OSC and a RESET signal from Current Comp, it is so designed that the RESET signal is held issued if shifted to the light load mode, with which the switching is tuned OFF

attriough the PWM control loop continues to operate with a SET signal from OSC and a RESET signal from Current Comp, it is so designed that the RESET signal is held issued if shifted to the light load mode, with which the switching is tuned OFF and the switching pulses are thinned out under control. Activating the switching intermittently reduces the switching dissipation and improves the efficiency.




Fig.21 Diagram of current mode PWM control




Fig.22 PWM switching timing chart

Fig.23 SLLMTM switching timing chart

Description of operations

· Soft-start function

EN terminal shifted to "High" activates a soft-starter to gradually establish the output voltage with the current limited during startup, by which it is possible to prevent an overshoot of output voltage and an inrush current.

· Shutdown function

With EN terminal shifted to "Low", the device turns to Standby Mode, and all the function blocks including reference voltage circuit, internal oscillator and drivers are turned to OFF. Circuit current during standby is 0μ A (Typ.).

UVLO function

Detects whether the input voltage sufficient to secure the output voltage of this IC is supplied. And the hysteresis width of 100mV (Typ.) is provided to prevent output chattering.





Fig.24 Soft start, Shutdown, UVLO timing chart

· Short-current protection circuit with time delay function

Turns OFF the output to protect the IC from breakdown when the incorporated current limiter is activated continuously for the fixed time(TLATCH) or more. The output thus held tuned OFF may be recovered by restarting EN or by re-unlocking UVLO.






Fig.25 Short-current protection circuit with time delay timing chart

Switching regulator efficiency

Efficiency η may be expressed by the equation shown below:

$$\eta = \frac{\text{Vout} \times \text{Iout}}{\text{Vin} \times \text{Iin}} \times 100[\%] = \frac{\text{Pout}}{\text{Pin}} \times 100[\%] = \frac{\text{Pout}}{\text{Pout} + \text{PD} \alpha} \times 100[\%]$$

Efficiency may be improved by reducing the switching regulator power dissipation factors $P_D\alpha$ as follows:

Dissipation factors:

- 1) ON resistance dissipation of inductor and FET: PD(I²R)
- 2) Gate charge/discharge dissipation : PD(Gate)
- 3) Switching dissipation: PD(SW)
- 4) ESR dissipation of capacitor : PD(ESR)
- 5) Operating current dissipation of IC: PD(IC)
- 1)PD(I^2R)=Iou $T^2 \times (RCOIL+RON)$ (RCOIL[Ω] : DC resistance of inductor, RON[Ω] : ON resistance of FET, IouT[A] : Output current.)
- 2)PD(Gate)=Cgs × f × V (Cgs[F] : Gate capacitance of FET、f[H] : Switching frequency、V[V] : Gate driving voltage of FET)

 Vin² × CRSS × IOUT × f
- 3)PD(SW)= $\frac{\sqrt{\frac{11 + OR33 + 1001 \times 1}{1001 \times 1001}}}{|DRIVE|}$ (CRSS[F] : Reverse transfer capacitance of FET, |DRIVE| (Peak current of gate.)
- 4)PD(ESR)=IRMs² × ESR (IRMs[A] : Ripple current of capacitor、ESR[Ω] : Equivalent series resistance.)
- 5)PD(IC)=Vin × Icc (Icc[A] : Circuit current.)

Consideration on permissible dissipation and heat generation

As this IC functions with high efficiency without significant heat generation in most applications, no special consideration is needed on permissible dissipation or heat generation. In case of extreme conditions, however, including lower input voltage, higher output voltage, heavier load, and/or higher temperature, the permissible dissipation and/or heat generation must be carefully considered.

For dissipation, only conduction losses due to DC resistance of inductor and ON resistance of FET are considered. Because the conduction losses are considered to play the leading role among other dissipation mentioned above including gate charge/discharge dissipation and switching dissipation.




Fig.26 Thermal derating curve (VQFN020V4040)

 $P=IOUT^2 \times RON$ RON=D × RONP+(1-D)RONN

D: ON duty (=Vout/Vcc)

RONH: ON resistance of Highside MOS FET RONL: ON resistance of Lowside MOS FET

IOUT: Output current

If Vcc=5V, Vout=3.3V, RonH=82m Ω , RonL=70m Ω IOUT=3A, for example, D=Vout/Vcc=3.3/5.0=0.66 Ron=0.66 × 0.082+(1-0.66) × 0.07 = 0.05412+0.0238 = 0.07792[Ω] P=3 2 × 0.07792=0.70128[W]

As RONH is greater than RONL in this IC, the dissipation increases as the ON duty becomes greater. With the consideration on the dissipation as above, thermal design must be carried out with sufficient margin allowed.

Selection of components externally connected

1. Selection of inductor (L)




Fig.27 Output ripple current

The inductance significantly depends on output ripple current. As seen in the equation (1), the ripple current decreases as the inductor and/or switching frequency increases.

$$\Delta \, \text{IL=} \ \ \frac{(\text{Vcc-Vout}) \times \text{Vout}}{\text{L} \times \text{Vcc} \times \text{f}} \, [\text{A}] \cdot \cdot \cdot (1)$$

Appropriate ripple current at output should be 20% more or less of the maximum output current.

$$\begin{split} & \Delta \text{ IL=0.2 \times Ioutmax. [A]} \cdot \cdot \cdot \cdot (2) \\ & \text{L=} \ \, \frac{(\text{Vcc-Vout}) \times \text{Vout}}{\Delta \text{ IL} \times \text{Vcc} \times \text{f}} \text{ [H]} \cdot \cdot \cdot \cdot (3) \end{split}$$

(Δ IL: Output ripple current, and f: Switching frequency)

*Current exceeding the current rating of the inductor results in magnetic saturation of the inductor, which decreases efficiency. The inductor must be selected allowing sufficient margin with which the peak current may not exceed its current rating.

If Vcc=5.0V, Vout=3.3V, f=1MHz, Δ IL=0.2 × 3A=0.6A, for example,(BD9134MUV)

L=
$$\frac{(5-3.3) \times 3.3}{0.6 \times 5 \times 1\text{M}}$$
 =1.87 $\mu \rightarrow 2.2[\mu \text{ H}]$

**Select the inductor of low resistance component (such as DCR and ACR) to minimize dissipation in the inductor for better efficiency.

2. Selection of output capacitor (Co)




Fig.28 Output capacitor

Output capacitor should be selected with the consideration on the stability region and the equivalent series resistance required to smooth ripple voltage.

Output ripple voltage is determined by the equation (4):

$$\Delta VOUT = \Delta IL \times ESR[V] \cdot \cdot \cdot (4)$$

($\Delta\,\text{IL}:$ Output ripple current, ESR: Equivalent series resistance of output capacitor)

 \Re Rating of the capacitor should be determined allowing sufficient margin against output voltage. A 22 μ F to 100 μ F ceramic capacitor is recommended. Less ESR allows reduction in output ripple voltage.

3. Selection of input capacitor (Cin)




Fig.29 Input capacitor

Input capacitor to select must be a low ESR capacitor of the capacitance sufficient to cope with high ripple current to prevent high transient voltage. The ripple current IRMS is given by the equation (5):

IRMS=IOUT ×
$$\frac{\sqrt{\text{VOUT}(\text{VCC-VOUT})}}{\text{VCC}}$$
 [A] · · · (5)

< Worst case > IRMS(max.)

When Vcc=2 × Vout, IRMS=
$$\frac{\text{IOUT}}{2}$$


If Vcc=5V, Vout=3.3V, and Ioutmax.=3A, (BD9134MUV)


IRMS=3 ×
$$\frac{\sqrt{3.3(5-3.3)}}{5}$$
 =1.42[ARMS]

A low ESR 22 μ F/10V ceramic capacitor is recommended to reduce ESR dissipation of input capacitor for better efficiency.

4. Determination of RITH, CITH that works as a phase compensator

As the Current Mode Control is designed to limit a inductor current, a pole (phase lag) appears in the low frequency area due to a CR filter consisting of a output capacitor and a load resistance, while a zero (phase lead) appears in the high frequency area due to the output capacitor and its ESR. So, the phases are easily compensated by adding a zero to the power amplifier output with C and R as described below to cancel a pole at the power amplifier.






Pole at power amplifier

When the output current decreases, the load resistance Ro increases and the pole frequency lowers.

$$fp(Min.) = \frac{1}{2 \pi \times RoMax. \times Co} [Hz] \leftarrow with lighter load$$

$$fp(Max.) = \frac{1}{2\pi \times ROMin. \times CO}$$
 [Hz] \leftarrow with heavier load



Zero at power amplifier

Increasing capacitance of the output capacitor lowers the pole frequency while the zero frequency does not change. (This is because when the capacitance is doubled, the capacitor ESR reduces to half.)

$$f_{Z(Amp.)} = \frac{1}{2\pi \times RITH \times CITH}$$

Fig.31 Error amp phase compensation characteristics





Fig.32 Typical application

Stable feedback loop may be achieved by canceling the pole fp (Min.) produced by the output capacitor and the load resistance with CR zero correction by the error amplifier.

$$fz(Amp.) = fp(Min.)$$

$$\frac{1}{2\pi \times RITH \times CITH} = \frac{1}{2\pi \times ROMax. \times CO}$$






Fig.33 Layout diagram

- ① Lay out the input ceramic capacitor CIN closer to the pins PVCC and PGND, and the output capacitor Co closer to the pin PGND.
- 2 Lay out CITH and RITH between the pins ITH and GND as neat as possible with least necessary wiring.
 - WQFN020V4040 (BD9134MUV) has thermal PAD on the reverse of the package.
 The package thermal performance may be enhanced by bonding the PAD to GND plane which take a large area of PCB.

Recommended components Lists on above application

Symbol	Part	Value	Manufacturer	Series
L	Coil	2.0uH	Sumida	CDR6D28MNP-2R0NC
		2.2uH	Sumida	CDR6D26NP-2R2NC
CIN	Ceramic capacitor	22uF	Murata	GRM32EB11A226KE20
Co	Ceramic capacitor	22uF	Murata	GRM31CB30J226KE18
Сітн	Ceramic capacitor	1500pF	Murata	GRM18 Serise
Rітн	Resistance	5.1kΩ	Rohm	MCR03 Serise
Cf	Ceramic capacitor	1000 pF	Murata	GRM18 Serise
Rf	Resistance	10Ω	Rohm	MCR03 Serise

*The parts list presented above is an example of recommended parts. Although the parts are sound, actual circuit characteristics should be checked on your application carefully before use. Be sure to allow sufficient margins to accommodate variations between external devices and this IC when employing the depicted circuit with other circuit constants modified. Both static and transient characteristics should be considered in establishing these margins. When switching noise is substantial and may impact the system, a low pass filter should be inserted between the VCC and PVCC pins, and a schottky barrier diode or snubber established between the SW and PGND pins.




Fig.34 I/O equivalence circuit

Cautions on use

1. Absolute Maximum Ratings

While utmost care is taken to quality control of this product, any application that may exceed some of the absolute maximum ratings including the voltage applied and the operating temperature range may result in breakage. If broken, short-mode or open-mode may not be identified. So if it is expected to encounter with special mode that may exceed the absolute maximum ratings, it is requested to take necessary safety measures physically including insertion of fuses.

2. Electrical potential at GND

GND must be designed to have the lowest electrical potential In any operating conditions.

3. Short-circuiting between terminals, and mismounting

When mounting to pc board, care must be taken to avoid mistake in its orientation and alignment. Failure to do so may result in IC breakdown. Short-circuiting due to foreign matters entered between output terminals, or between output and power supply or GND may also cause breakdown.

4. Thermal shutdown protection circuit

Thermal shutdown protection circuit is the circuit designed to isolate the IC from thermal runaway, and not intended to protect and guarantee the IC. So, the IC the thermal shutdown protection circuit of which is once activated should not be used thereafter for any operation originally intended.

5. Inspection with the IC set to a pc board

If a capacitor must be connected to the pin of lower impedance during inspection with the IC set to a pc board, the capacitor must be discharged after each process to avoid stress to the IC. For electrostatic protection, provide proper grounding to assembling processes with special care taken in handling and storage. When connecting to jigs in the inspection process, be sure to turn OFF the power supply before it is connected and removed.

6. Input to IC terminals

This is a monolithic IC with P^+ isolation between P-substrate and each element as illustrated below. This P-layer and the N-layer of each element form a P-N junction, and various parasitic element are formed.

If a resistor is joined to a transistor terminal as shown in Fig 37.

OP-N junction works as a parasitic diode if the following relationship is satisfied; GND>Terminal A (at resistor side), or GND>Terminal B (at transistor side); and

Oif GND>Terminal B (at NPN transistor side),

a parasitic NPN transistor is activated by N-layer of other element adjacent to the above-mentioned parasitic diode. The structure of the IC inevitably forms parasitic elements, the activation of which may cause interference among circuits, and/or malfunctions contributing to breakdown. It is therefore requested to take care not to use the device in such manner that the voltage lower than GND (at P-substrate) may be applied to the input terminal, which may result in activation of parasitic elements.




Fig.35 Simplified structure of monorisic IC


7. Ground wiring pattern

If small-signal GND and large-current GND are provided, It will be recommended to separate the large-current GND pattern from the small-signal GND pattern and establish a single ground at the reference point of the set PCB so that resistance to the wiring pattern and voltage fluctuations due to a large current will cause no fluctuations in voltages of the small-signal GND. Pay attention not to cause fluctuations in the GND wiring pattern of external parts as well.


8 . Selection of inductor


It is recommended to use an inductor with a series resistance element (DCR) 0.1Ω or less. Especially, note that use of a high DCR inductor will cause an inductor loss, resulting in decreased output voltage. Should this condition continue for a specified period (soft start time + timer latch time), output short circuit protection will be activated and output will be latched OFF. When using an inductor over 0.1Ω , be careful to ensure adequate margins for variation between external devices and this IC, including transient as well as static characteristics. Furthermore, in any case, it is recommended to start up the output with EN after supply voltage is within operation range.

Ordering part number



VQFN020V4040





■ The contents described herein are correct as of July, 2008

● The contents described herein are subject to change without notice. For updates of the latest information, please contact and confirm with ROHM CO.,LTD.
● Any part of this application note must not be duplicated or copied without our permission.

Oulu

- Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams and information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by ROHM CO., LTD. is granted to any such buyer.

■ The products described herein utilize silicon as the main material. ● The products described herein are not designed to be X ray proof.

The products listed in this catalog are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

Excellence in Electronics



ROHM CO., LTD.

21 Saiin Mizosaki-cho, Ukyo-ku, Kyoto 615-8585, Japan TEL: +81-75-311-2121 FAX: +81-75-315-0172 URL http://www.rohm.com

Published by KTC LSI Development Headquarters LSI Business Pomotion Group

Contact us for further information about the products.

TEL: +1-858-625-3630 TEL: +1-770-754-5972 TEL: +1-978-371-0382 FAX: +1-858-625-3670 FAX: +1-770-754-0691 FAX: +1-928-438-7164 San Diego Atlanta Boston Chicago Dallas TEL: +1-847-368-1006 FAX: +1-847-368-1008 TEL: +1-469-287-5366 FAX: +1-469-362-7973 FAX: +1-469-362-7973 FAX: +1-303-708-0858 FAX: +1-248-348-9942 FAX: +1-615-620-6702 FAX: +52-33-3123-2002 FAX: +49-2154-921400 Denver TEL: +1-303-708-0908 Deriver Detroit Nashville Mexico Düsseldorf TEL: +1-303-708-0908 TEL: +1-248-348-9920 TEL: +1-615-620-6700 TEL: +52-33-3123-2001 TEL: +49-2154-9210 Munich TEL: +49-899-216168 FAX: +49-899-216176 TEL: +49-899-216168
TEL: +49-711-72723710
TEL: +33-1-5697-3060
TEL: +44-1-908-306700
TEL: +45-3694-4739
TEL: +358-9725-54491 Stuttgart FAX: +49-711-72723720 FAX: +49-711-72723720 FAX: +33-1-5697-3080 FAX: +441-908-235788 FAX: +45-3694-4789 FAX: +358-9-7255-4499 FAX: +358-2-7332237 France United Kingdom Denmark Espoo TEL: +358-2-7332234 TEL: +358-8-5372930 FAX: +358-8-5372931 TEL: +358-8-5372930 TEL: +34-9375-24320 TEL: +36-1-4719338 TEL: +48-22-5757213 TEL: +7-95-980-6755 TEL: +82-2-8182-700 Barcelona FAX: +34-9375-24410 FAX: +36-1-4719339 FAX: +48-22-5757001 FAX: +7-95-937-8290 FAX: +82-2-8182-715 Hungary Poland Russia Masan TEL: +82-55-240-6234 FAX: +82-55-240-6236 TEL: +86-411-8230-8549 FAX: +86-411-8230-8537 Beijing TEL: +86-10-8525-2483 FAX: +86-10-8525-2489

Shanghai Hangzhou Nanjing Ningbo Qingdao Suzhou Wuxi Shenzhen Dongguan Fuzhou Guangzhou Huizhou Xiamen Zhuhai Hong Kong Taipei Kaohsiung Kuala Lumpu Penang Kvoto Yokohama

Tianjin

TEL: +86-22-23029181 FAX: +86-22-23029183
TEL: +86-21-6279-2727 FAX: +86-21-6247-2066
TEL: +86-571-87658072 FAX: +86-571-87658071
TEL: +86-25-8689-0015 FAX: +86-25-8689-0393 TEL: +86-574-87654201 FAX: +86-574-87654208 TEL: +86-5/4-8/694201 FAX: +86-5/4-8/694208 TEL: +86-5/2-5/79-615 FAX: +86-5/2-5/79-653 TEL: +86-51-2-6807-1300 FAX: +86-51-2-6807-2300 TEL: +86-510-82702992 TEL: +86-755-8307-3008 FAX: +86-755-8307-3003 TEL: +86-769-8399-4140 TEL: +86-591-8801-8698 FAX: +86-591-8801-8690 TEL: +86-591-8801-8698 TEL: +86-20-3878-8100 TEL: +86-752-205-1054 TEL: +86-592-238-5705 TEL: +86-756-3232-480 TEL: +852-2-740-6262 FAX: +86-20-3825-5965 FAX: +86-752-205-1059 FAX: +86-752-239-8380 FAX: +86-756-3232-460 FAX: +852-2-375-8971 TEL: +886-2-2500-6956 FAX: +886-2-2503-2869 TEL: +886-7-237-0881 FAX: +886-7-238-7332 FAX: +886-7-238-7332 FAX: +65-6332-5662 FAX: +63-2-809-1422 FAX: +66-2-256-6334 FAX: +60-3-7958-8377 FAX: +60-4-2286452 FAX: +81-75-365-1228 TEL: +65-6332-2322 TEL: +65-6332-2322 TEL: +63-2-807-6872 TEL: +66-2-254-4890 TEL: +60-3-7958-8355 TEL: +60-4-2286453 TEL: +81-75-365-1218 TEL: +81-45-476-2290 FAX: +81-45-476-2295